

MAEDA, K. et al.  
Appl. No. 10/705,775

Amendment After Final Rejection dated June 3, 2008  
Response to Office Action dated April 4, 2008

**REMARKS**

Upon entry of this amendment, claims 1-22 are pending. By the present amendment, claims 1-3, 11, 18, 19 and 21 have been amended. Favorable reconsideration of the application is respectfully requested.

The objection to claim 18 under 37 C.F.R. §1.75(c) is respectfully traversed. Without acquiescing in the objection, claims 11 and 18 have been amended. Therefore, the objection is overcome, and reconsideration and withdrawal thereof are respectfully requested.

The rejection of claims 1-4, 7, 10-12, 15, 18, 19 and 21 under 35 U.S.C. §102(b) over Japanese Patent Application No. JP2000-181394 (hereinafter “Sunao”) is respectfully traversed. Without acquiescing in the rejection, it is noted that claims 1-3, 11, 18, 19 and 21 have been amended. Accordingly, the rejection will be discussed with respect to the claims as amended.

An illustrative example of an exemplary claimed embodiment of the invention is provided for convenience and understanding. For example, two data signal lines SL1 and SL2 adjacent to each other are connected to a single divisional video signal line DAT1, as illustrated, for example, in Figure 1, which is covered by exemplary claims. However, sampling signals are supplied from the circuits SMP1 and SMP2 respectively to the data signal lines SL1 and SL2. Likewise, the two data signal lines SL3 and SL4 adjacent to each other are

MAEDA, K. et al.  
Appl. No. 10/705,775

Amendment After Final Rejection dated June 3, 2008  
Response to Office Action dated April 4, 2008

connected to the divisional video signal line DAT2. Further, sampling signals are supplied from the circuits SMP1 and SMP2 respectively to the data signal lines SL3 and SL4. In other words, a sampling signal is supplied from a single circuit to every other data line.

In this regard, as in the illustrated high resolution driving (see, e.g., Figures 6 and 7) and low resolution driving (see, e.g., Figures 8 and 9), the divisional video signals DAT1 and DAT2 are simultaneously sampled by every other data signal line to which the sampling signal is supplied from the same circuit.

Thus, in the case where the resolution is changed, the sampling cycle changes, but the sampling timing of the video signal in each data signal line *does not change*, as illustrated, for example, in Figures 6 and 7, and as expressly set forth in the claims. In the low resolution, the multiphase development can be carried out with respect to the video signal as in the high resolution, and the dot frequency can be reduced to  $\frac{1}{2}$  with respect to that in the high resolution, so it is possible to realize a reduction in power consumption in the low resolution.

In complete contrast, the technique of Sunao is such that plural data signal lines S1 to S4 are connected to a single image signal line V1 as illustrated in Figure 1, and sampling signals X1 to X4 are supplied to the data lines S1 to S4 respectively. As for the sampling signal, a timing at which the image signal is sampled by each data line in normal resolution (which may, for example,

correspond to high resolution described in the instant application) and a timing at which the image signal is sampled by each data line in horizontal resolution  $\frac{1}{2}$  (which may, for example, correspond to low resolution described in the instant application) are *different* from each other.

In Sunao, for example, at the time of normal resolution, the data signal lines respectively sample image signals at timings indicated by the sampling signals X1 to X4 of Figure 4 so as to sample the image signals at timings entirely *different* from each other, and at the time of horizontal resolution  $\frac{1}{2}$ , two data signal lines respectively sample image signals at timings indicated by sampling signals X1 to X4 so as to sample the image signals at the *same* timings.

Thus, Sunao is arranged so that the data signal lines are different from each other in a timing at which each image signal is sampled, as illustrated in Figures 4 and 5. Therefore, in the case where the resolution is changed, the data signal lines are different from each other in the timing at which each image signal is sampled as illustrated in Figures 4 and 5, so that it is impossible to use a *multiphased* image signal as claimed. Thus, unlike as with the claimed invention, at the time of low resolution, Sunao cannot reduce the power consumption caused by the multiphase.

In short, the technique of Sunao is such that data signal lines adjacent to each other in the block are respectively connected to different video signal lines as illustrated in Figure 1 thereof. Thus, in the case where it is necessary to

MAEDA, K. et al.  
Appl. No. 10/705,775

Amendment After Final Rejection dated June 3, 2008  
Response to Office Action dated April 4, 2008

simultaneously drive the data signal lines adjacent to each other, as in low resolution driving, the same video signal is transmitted to each of the video signal lines respectively connected to the data signal lines. Therefore, it is *impossible* to perform *multiphase* development as sent forth in the claimed invention – where the sampling timing of the video signal in each data signal line *does not change*.

It is axiomatic that in order for a reference to anticipate a claim, the reference must disclose, teach or suggest each and every feature of the claim. As set forth above, Sunao fails to teach or suggest each and every feature of the claimed invention. For example, there is not teaching or suggestion in Sunao of the claimed arrangement of data signal lines and video signal lines, and practicing the arrangement of Sunao makes performing multiphase development (wherein the sampling timing of the video signal in each data signal line does not change) impossible. Therefore, Sunao fails to anticipate the claimed invention. Accordingly, reconsideration and withdrawal of the rejection are respectfully requested.

The rejection of claims 5, 6, 8, 9, 13, 14, 16, 17, 20 and 22 under 35 U.S.C. §103(a) over Sunao in view of applicants' admitted prior art (hereinafter "APA") and Kihara et al. (U.S. Patent No. 5,781,171, hereinafter "Kihara") is respectfully traversed.

MAEDA, K. et al.  
'Appl. No. 10/705,775

Amendment After Final Rejection dated June 3, 2008  
Response to Office Action dated April 4, 2008

It is respectfully submitted that neither APA nor Kihara, either singly or in combination, overcome the fundamental deficiencies noted above with respect to Sunao. Therefore, even if, *arguendo*, the combination of Sunao, APA and Kihara were proper, the proposed combination nevertheless fails to render the claimed invention obvious. Accordingly, reconsideration and withdrawal of the rejection are respectfully requested.

In view of the foregoing, it is respectfully submitted that the entire application is in condition for allowance. Favorable reconsideration of the application and prompt allowance of the claims are earnestly solicited.

Should the Examiner deem that further issues require resolution prior to allowance, the Examiner is invited to contact the undersigned attorney of record at the telephone number set forth below.

Respectfully submitted,

**NIXON & VANDERHYE P.C.**

By: \_\_\_\_\_

  
Updeep S. Gill  
Reg. No. 37,334

USG:dbp  
901 North Glebe Road, 11<sup>th</sup> Floor  
Arlington, VA 22203-1808  
Telephone: (703) 816-4000  
Facsimile: (703) 816-4100